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Abstract: In this study, a three-level hysteresis current-control (HCC) strategy is proposed for three-phase four-switch
shunt active power filters. The four-switch topology which utilises four switching devices together with two series
connected capacitors is able to reduce the cost, switching losses and improve the reliability of system. In this topology,
when the current control of phases A and B is achieved successfully, the current control of phase C which is connected
to the midpoint of the series connected capacitors is achieved automatically. The current control is achieved by using a
three-level HCC strategy. An important consequence of using this control strategy is that it enables access to the zero
level of the input voltage of active filter so that a switching device is only switched when the current error is negative,
while it remains off when the current error is positive. Furthermore, the imbalance in the capacitor voltages is
eliminated by adding a feedback term (the difference in the capacitor voltages multiplied by a suitable gain) to the
current control. The proposed control strategy offers a reduced switching frequency, losses and cost. The steady-state
and dynamic performance of the proposed control strategy is verified through simulations and experimental studies.

1

Introduction

Owing to the common use of power electronics in domestic,
industrial and commercial devices, the harmonic current distortion
on the utility is increasing. This current distortion causes
low-power factor, I 2R losses and harmful disturbance to neighbour
loads which are tied at the point of common coupling (PCC).
Conventional switched capacitors with tuned LC ﬁlters are usually
employed to reduce the current harmonics. However, the use of
such ﬁlters has many disadvantages such as resonance problem,
ﬁxed compensation ability and large size. Also, the performance
of the system may be adversely affected from the changes in the
ﬁlter parameters due to temperature and ageing.
As a remedy to these drawbacks, the use of shunt active power
ﬁlters (APFs) to solve current harmonic problems has drawn much
attention since the 1970s, because they have good ﬁltering
characteristics [1–3]. Voltage-source inverter (VSI) with six
switching devices is the most preferred topology for the
three-phase shunt APF [4–13]. The control methods that have been
studied for shunt APFs have three important parts: (i)
determination of reference compensation current from the distorted
load current; (ii) the current control of the VSI; and (iii) the
voltage control on the DC-link capacitor. The compensating
current reference generation process usually involves various
methods. The quality of the current-control strategy greatly
inﬂuences the overall performance of the APF system. Besides
this, these methods play a very important role in the improvement
of steady-state and dynamic performances and the stability of the
ﬁlter. Since the load current harmonics may change rapidly, the
APF should have a fast dynamic response for achieving a high
accuracy. The current-control loop is known to be always faster
than the voltage-control loop. Therefore, the reference current
tracking is accomplished by using the current control. The DC
voltage stabilisation is achieved by the voltage-control loop.
Despite the satisfactory performance of existing control strategies
developed for the three-phase six-switch topology, various control
strategies are also developed for the three-phase four-switch

topology which are successfully implemented in the control of
rectiﬁers [14–16], inverters [17–20] and shunt APFs [21–27]. An
important consequence of using four-switch topology is that the
total cost and switching losses are reduced and the reliability of
the system is improved [21]. Reducing the number of converter
legs from three to two decreases the switching losses by one third
which means that the efﬁciency of four-switch topology is
improved by one third compared with the six-switch topology [21].
The existing control strategies proposed for shunt APFs
employing four-switch topology yield various advantages and
disadvantages. The control strategies presented in [21, 22] are
based on proportional–integral (PI) control which requires four
gains. The control strategy presented in [23] has two separate
parts, one for three-phase sinusoidal waveform generation and the
other for the current control which makes use of the conventional
two-level hysteresis current-control (HCC) method. The one cycle
control approach presented in [24] offers a good performance and
does not require generation of the reference waveform. The space
vector pulse-width modulation (PWM) algorithm and DC-side
voltage-control strategy proposed in [25] is complicated by the fact
that it involves transformations from abc frame to rotating dq
frame and vice versa. Moreover, two PI controllers with a total
number of four gains are needed for a successful operation. The
variable parameter PWM-based current tracking approach
presented in [26] improves the utilisation of DC voltage and
widens the voltage range of the four-switch topology. In addition,
the proposed strategy exhibits better performance in transient
response and tracking accuracy compared with the triangle-based
PWM. Though the advanced current-control strategy proposed in
[27] offers a good steady-state and dynamic response, it does not
consider the imbalance problem of the capacitor voltages.
In this paper, a three-level HCC strategy involving an imbalance
compensation loop for three-phase four-switch shunt APFs is
proposed. An important consequence of using this control strategy
is that it enables access to the zero level of the active ﬁlter’s input
voltage so that a switching device is only switched when the
current error is negative, while it remains off when the current
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error is positive. The three-level HCC strategy not only maintains the
advantages of conventional two-level HCC (higher accuracy, fast
dynamic response, robustness and easy implementation), but also
offers additional advantages such as reduced switching frequency
and switching losses. Furthermore, the imbalance problem existing
in the capacitor voltages is eliminated. The performance of the
three-level HCC strategy under non-linear load currents is
investigated by computer simulations and experimental study
under real time-laboratory (RT-LAB) developed by OPAL-RT.

capacitor voltages and switching functions are given by [14, 16]

2

The three-phase source voltages are assumed to be balanced as

Three-phase four-switch shunt APF modelling

A three-phase four-switch shunt APF conﬁguration is shown in
Fig. 1. It can be seen from Fig. 1 that the APF is connected to
PCC which makes it shunt with the non-linear load and mains
supply. A VSI which contains four switching devices is utilised in
the APF. The phase C is connected to the mid-point of the split
DC-link capacitors. This implies that the phase C current is forced
to ﬂow through the DC-link capacitors which cause a ﬂuctuation
in the capacitor voltages. The main goal of the APF is to consume
three-phase currents (iFa, iFb and iFc) from the mains supply so as
to obtain undistorted source currents (isa, isb and isc) at unity
power factor which are deteriorated by the non-linear load currents
(iLa, iLb and iLc). It is required that the source currents are
sinusoidal and in phase with the source voltages. Operation of the
three-phase four-switch shunt APF can be described by the
following equations
di
L Fa + riFa = esa − van
dt

(1)

diFb
+ riFb = esb − vbn
dt

(2)

L

diFc
+ riFc = esc − vcn
dt

(3)

C1

dvc1 1
= (pa iFa + pb iFb − iFc )
2
dt

(4)

C2

dvc2 1
= (pa iFa + pb iFb + iFc )
2
dt

(5)

L



1
1
2pa − pb + 1 vc1 + 2pa − pb − 1 vc2
6
6

(6)

vbn =



1
1
2pb − pa + 1 vc1 + 2pb − pa − 1 vc2
6
6

(7)

vcn =



1
1
−pa − pb − 2 vc1 + pa − pb + 2 vc2
6
6

(8)

esa = Em cos (vt)


2p
esb = Em cos vt −
3


4p
esc = Em cos vt −
3

(9)
(10)

(11)

The four switching devices are controlled with the bipolar switching
functions deﬁned by

pk =

1 Sk
−1 Sk

closed
, k = a, b
closed

(12)

Also, it is assumed that the series connected capacitors are identical
(C1 = C2). However, in practice, the values of these capacitors may
not be equal which cause imbalance between vc1 and vc2.

3

Control strategy

It should be noted that regardless of the topology, the control strategy
of a three-phase shunt APF has two objectives. The ﬁrst objective is
to have sinusoidal source currents in phase with the source voltages.
The second objective is the stabilisation of the DC output voltage (vc)
at a required value. These objectives can be achieved by utilising an
inner loop for shaping the source currents and an outer loop for
regulating the DC output voltage.
3.1

where r is the inductor resistance. The phase-to-neutral voltages of
phase A, phase B and Phase C (van, vbn and vcn) in terms of the

van =

Two-level HCC

The sinusoidal source currents in phase with the source voltages (the
ﬁrst objective mentioned above) can be accomplished by forcing
phases A and B source currents to follow their references deﬁned as
i∗sa = Im (t) cos (vt)


2p
i∗sb = Im (t) cos vt −
3

(13)
(14)

where Im(t) represents the amplitude of three-phase source currents.
Having generated i∗sa and i∗sb , the active ﬁlter current references for
phases A and B can be generated by subtracting the measured load
current from the reference source current as follows

Fig. 1 Three-phase four-switch shunt APF
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i∗Fa = i∗sa − iLa

(15)

i∗Fb = i∗sb − iLb

(16)

Here, it is important to note that the control of phase C current is
achieved automatically by controlling the currents of phases A and
B. In the conventional two-level HCC strategy, the current (in the
case of APF, it is ﬁlter current) which is supposed to be controlled
is maintained inside the hysteresis band in the vicinity of its
reference by turning corresponding switching device on and off.

1733

The gate signals of the switching devices (g1, g2, g3 and g4) are
generated from the current error obtained for each phase as follows
iek = i∗Fk − iFk

Sa =
Sa =



off
on

when iFa . i∗Fa + h
when iFa , i∗Fa − h

(18)

on
off

when iFa . i∗Fa + h
when iFa , i∗Fa − h

(19)

The switching for phase B is done similarly, using the corresponding
reference and measured current.
3.2

di+
di−
1 di∗Fa
Fa
Ton + Fa Toff −
=0
fsw dt
dt
dt

(17)

Fig. 2a shows the switching in the two-level HCC strategy for phase
A. It is obvious that this control strategy has two levels only. The on
and off periods of the switching devices Sa and Sa during the
evolution of the active ﬁlter current iFa are also depicted in
Fig. 2a. It is worth noting that the DC output voltage should be
large enough for effective current tracking. The switching of Sa
and Sa during one complete cycle occurs according to the
following switching logic


Adding (20) and (21) yields

where fsw = 1/(Ton + Toff ) is the switching frequency. Subtracting
(21) from (20) gives

 di∗
di+
di−
Fa
Ton − Fa Toff − Ton − Toff Fa = 2h
dt
dt
dt

di+
di∗
Fa
Ton − Fa Ton = h
dt
dt
di−
di∗
Fa
Toff − Fa Toff = −h
dt
dt

(23)



 −

Since di+
Fa /dt = − diFa /dt , then (22) and (23) can be simpliﬁed as
Ton − Toff =

di∗Fa /dt


fsw di+
Fa /dt


 di∗
1 di+
Fa
− Ton − Toff Fa = 2h
fsw dt
dt

(24)

(25)


 

′
Substituting (24) into (25) and di+
Fa /dt = 1/L (esa − van ) into the
resulting equation yields

Three-level HCC

It can be seen from Fig. 2a that the current error in the two-level
HCC strategy has two levels which means that the switching
devices connected to one leg (phase A or B) of the VSI are turned
on and off continuously in one cycle. Such operation leads to high
switching frequency, and therefore increases the overall switching
losses. The three-level HCC strategy proposed here aims at
reducing the switching losses. Fig. 2b shows the three-level HCC
for phase A when the current error is positive. It can be seen that
Sa is turned on and off (pa = 1 and pa = 0) when the current
error is positive. In this case, Sa is continuously off. When the
current error becomes negative, Sa is turned on and off (pa = −1
and pa = 0). During this time Sa is continuously off. From Fig. 2b,
the following equations can be written for Ton and Toff (for sake of
simplicity r is neglected)

(22)

fsw




esa − v′an
m2 L 2
1−
=
2Lh
(esa − v′an )2

(26)



  



where m = di∗Fa /dt and v′an = 1/6 3 − pb vc1 + 1 − pb vc2 is
the phase-to-neutral voltage of the active ﬁlter when Sa is turned on
(pa = 1). It is clear from (26) that the switching frequency ( fsw) is
time-varying and is a function of the hysteresis band (h) and
inductor L. It is well known that the value of L determines the
amount of ripple in the current. Hence, the ﬁlter inductor L is to be
chosen to make a compromise between targeted switching
frequency and current ripple. On the other hand, since the value of
h determines fsw, it should be selected so as to achieve a reasonable
total harmonic distortion (THD) of source currents under targeted fsw.

(20)

3.3

Output voltage control

(21)

The second objective was the stabilisation of the DC output voltage
at a required value. To accomplish this, it is needed to regulate the
amplitude of three-phase source currents to a desired reference.

Fig. 2 HCC for phase A
a Two-level
b Three-level
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Table 1 Parameters of the system
Symbol

Value

Em – line to neutral voltage amplitude
f – supply frequency
C1, C2 – DC capacitors
L – inductor
r – inductor resistance
Vc – reference voltage
h – hysteresis band
kp – proportional gain
ki – integral gain
ke – imbalance compensation gain
Ts – sampling time
load1 – non-linear load res. and ind.
load2 – non-linear load res. and ind.

50 V
50 Hz
750 µF
4 mH
1Ω
250 V
0.1 A
0.12
1.0
−0.05
25 µs
20 Ω, 80 mH
40 Ω, 40 mH

When the source current regulation is achieved successfully, the
output voltage reaches to its reference (Vc) indirectly. The value of
source current amplitude reference is determined by a PI controller
which operates as an outer voltage loop [10, 11]
Im (t) = kp (Vc − vc ) + ki (Vc − vc )dt

(27)

where kp and ki denote the PI gains, respectively.
3.4

Compensation of imbalance in capacitor voltages

It is mentioned in [14, 16] that there exists an imbalance in the
capacitor voltages (vc1 and vc2). One of the reasons of this
imbalance comes from a DC offset caused by the system’s initial
condition. The other reason is the non-equal capacitance values
(C1 ≠ C2) in practice. Inspired from the method presented in [28],
this imbalance in capacitor voltages can be eliminated by feeding
back the imbalance variable (vce = vc1 − vc2), multiplying it by a
gain (ke) and adding the multiplication result to i∗Fa and i∗Fb as follows
i∗Fa, e = i∗Fa + ke vce

(28)

i∗Fb, e = i∗Fb + ke vce

(29)

where ke < 0. In this case, the active ﬁlter currents (iFa and iFb) track
the modiﬁed references (i∗Fa, e and i∗Fb, e ) instead of i∗Fa and i∗Fb . The
capacitor voltage difference (vce = vc1 − vc2) utilised in (28) and
(29) converges to zero through imbalance compensation loop
action. Let us validate this mathematically. The capacitor currents
and their sum are given by
idc1 = − pa iFa − pb iFb
idc2 = − (1 − pa )iFa − (1 − pb )iFb

Fig. 4 DC-link capacitor voltage waveforms
a Without imbalance compensation loop
b With imbalance compensation loop

currents are
idc1 = −pa iFa − pb iFb , idc2
= −(1 − pa )iFa − (1 − pb )iFb , idc1 + idc2 = −(iFa + iFb )
= iFc

(31)

Equating (30) and (31) gives
dvce
1
i
=−
C1 Fc
dt

(32)

(30)

idc1 + idc2 = − (iFa + iFb ) = iFc
In the derivation of idc1 + idc2, it is assumed that C1 = C2. The
capacitor currents in terms of switching functions and ﬁlter

Now, adding (28) and (29) gives
i∗Fa, e + i∗Fb, e = i∗Fa + i∗Fa + 2ke vce

(33)

Assuming that the ﬁlter currents track their references and
substituting (33) into (32) with the fact that i∗Fa, e + i∗Fb, e = −i∗Fc, e ,
we obtain

dvce
1 
i − 2kce vce
=−
C1 Fc
dt

(34)

Taking Laplace transform of (34) yields

Fig. 3 Non-linear load current waveforms
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Vce (s) =

1
1
I (s) +
v (0)
C1 (s − 2kce ) Fc
(s − 2kce ) ce

(35)
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Fig. 5 Current error of phase A and gate signals of Sa and Sa for
a Two-level HCC
b Three-level HCC

The solution of (35) in time domain can easily be obtained as
vce (t) =

1
i (t)e2kce t + vce (0)e2kce t
C1 Fc

(36)

Clearly, vce(t) decays to zero for all t since kce < 0.

4

Computer simulation results

In this section, the effect of imbalance compensation loop on the
capacitor voltages is ﬁrst presented. Then, the simulation results of
the three-level HCC and the two-level HCC are discussed. Moreover,
the THDs of the three-phase source currents obtained by the proposed
control strategy are compared with the results obtained from
state-of-the-art using MATLAB/Simulink. The simulation studies have
been carried out by using the parameters as shown in Table 1.
The non-linear load group is modelled such that it draws
non-sinusoidal currents from the three-phase supply as shown in
Fig. 3.
Fig. 4 shows the start-up and dynamic responses of capacitor
voltages (vc1 and vc2) and DC-link voltage (vc) when load2 is
disconnected from PCC at t = 0.5 s. Initially, the system starts with
both load1 and load2 which are connected in parallel. It is clear
from Fig. 4a that the capacitor voltages are not equal to each other
(vc1 ≠ vc2) when the imbalance compensation loop is not utilised.
When the imbalance compensation loop is activated, the
imbalance in the capacitor voltages is eliminated as shown in
Fig. 4b. This result clearly shows that the imbalance compensation

loop acts correctly to eliminate the imbalance in the capacitor
voltages. Also, the oscillations seen on the total capacitor voltage
(vc) obtained without imbalance compensation loop are not visible
on vc when obtained with imbalance compensation loop.
Fig. 5 shows the current error of phase A (iea) and gate signals (g1 and
g2) of Sa and Sa obtained by two- and three-level HCCs, respectively. It is
clear from Fig. 5a that the current error remains between the deﬁned
upper and lower hysteresis bands by making a zigzag movement
between h = +0.1 A and −0.1 A without having a zero level. Having a
zigzag motion of iea between two levels forces the switching devices
(Sa and Sa ) to be turned on and off continuously. Eventually, this
would increase the switching frequency and losses.
In the case of three-level HCC as shown in Fig. 5b, the current
error makes a zigzag motion between three levels. When the
current error is negative, it changes between h = −0.1 A and 0. On
the other hand, when the current error is positive, it changes
between h = +0.1 A and 0. With such switching scheme, Sa is
turned on and off when the current error is negative, while Sa is
always off and vice versa. Comparing Figs. 5a and b, the number
of pulses for three-level HCC is seen to be smaller than that of
two-level HCC for the same time interval from t = 0.1546 to
0.1554 s. This means that the three-level HCC leads to smaller
switching frequency than two-level HCC.
Fig. 6 shows the steady-state waveforms of three-phase source
currents obtained by three- and two-level HCCs using four- and
six-switch APF topologies. Figs. 6a and b show the source current
waveforms obtained by the three- and two-level HCCs using
four-switch topology, respectively. The THDs of phase A current
are computed as 1.81 and 1.54%. Though the three-level HCC
leads to a higher THD than that of three two-level HCC, it is still
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Fig. 6 Three-phase source current waveforms obtained by
a Three-level HCC-based three-phase four-switch APF
b Two-level HCC-based three-phase four-switch APF
c Three-level HCC-based three-phase six-switch APF
d Two-level HCC-based three-phase six-switch APF

below the IEEE-519 standard. The main contribution of three-level
HCC is that it offers smaller switching frequency compared with
the two-level HCC. Figs. 6c and d show the source current
waveforms obtained by the three- and two-level HCCs using
six-switch topology, respectively.
The THDs of three-phase source currents obtained by the proposed
control strategy are compared with the THDs of source currents
obtained by the four-switch two-level HCC and traditional six-switch
APF topology under two- and three-level HCCs. The THDs of phase
A current are computed as 1.81 and 1.54% which are equal to the
THD values computed for the four-switch case. The THD values
regarding the other phases obtained by three- and two-level HCCs
under four- and six-switch APF topologies are reported in Table 2.
As a consequence of using three-level HCC, the source current
distortions are only affected by 0.27% in phase A, 0.06% in phase B
and 0.07% in phase C which are still below the IEEE-519 standard.

for the distributed simulation of complex power systems. Speciﬁcally,
the proposed system is realised on a ﬁeld programmable gate array
architecture using the Xilinx system generator toolbox.
Fig. 7 shows the steady-state waveforms of load current, active
ﬁlter current, source current and spectrums of load and source
currents for phase A obtained by the proposed control strategy.
Despite the highly distorted load current, the proposed control
strategy works correctly by injecting the required active ﬁlter
current to PCC so as to produce a sinusoidal source current as
shown in Fig. 7a.
The spectrums of the load and source currents are depicted in
Figs. 7b and c, respectively. It is clear from Fig. 7b that the load
current contains odd harmonics (3rd, 5th, 7th and 9th) which are
successfully eliminated by the proposed control strategy so that
they do not appear in the source current as shown in Fig. 7c.
Fig. 8 depicts the steady-state waveforms of three-phase source
currents and source voltage together with source current for phase
A. It is obvious from Fig. 8a that the proposed control strategy with
four-switch topology is able to control isa and isb. When the control
of phases A and B currents are achieved, the control of phase C
current is done automatically. Also, it can be easily noted from
Fig. 8b that the unity power factor requirement is achieved
successfully.

5 Real-time control in software-in-the-loop
results
The performance of the proposed control strategy under four-switch
topology was investigated in a real-time environment. RT-LAB allows

Table 2 Comparisons of four- and six-switch APFs under three- and two-level HCCs
Topology
Current control methods

load currents
source currents

Three-phase four-switch APF

Three-phase six-switch APF

Three-level HCC, proposed
method

Two-level HCC

Three-level HCC

Two-level HCC

THD of phase currents, %

THD of phase currents, %

THD of phase currents, %

THD of phase currents, %

A

B

C

A

B

C

A

B

C

A

B

C

26.33
1.81

25.88
1.51

25.92
2.03

26.33
1.54

25.88
1.45

25.92
1.96

26.33
1.83

25.88
1.67

25.92
1.75

26.33
1.73

25.88
1.51

25.92
1.60
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Fig. 7 Steady-state waveforms of load current, active ﬁlter current, source current and spectrums of load and source currents for phase A
a Steady-state waveforms (scale: 5 A/div)
b Load current spectrum
c Source current spectrum

Fig. 8 Steady-state waveforms of three-phase source currents and source voltage for phase A
a Three-phase source currents
b Source voltage and current for phase A (scale: 2 A/div, 20 V/div)
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Fig. 9 Dynamic response of currents for a step change in load
a From load1 to load1 and load2
b From load1 and load2 to load1 (scale: 5 A/div)

Fig. 10 Dynamic responses of vc, vc1 and vc2 when the load2 is disconnected from PCC
a With imbalance compensation loop
b Without imbalance compensation loop

Figs. 9a and b show the dynamic performance of the proposed
control strategy under step changes in the load. Fig. 9a shows the
response of iLa, iFa and isa when load2 (40 Ω, 40 mH) is connected in
parallel with load1 (20 Ω, 80 mH) at PCC and Fig. 9b shows the

response of iLa, iFa and isa when load2 is disconnected from load1. It
can be seen that the dynamic response is reasonably fast in both cases.
Fig. 10 shows the dynamic responses of capacitor voltages
obtained with and without the imbalance compensation loop when

Fig. 11 Dynamic responses of isa and Im(t) when the load1 is disconnected from PCC
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load2 (40 Ω, 40 mH) is disconnected from PCC. Initially, both load1
and load2 are connected in parallel at PCC. It is clear from Fig. 10a
that both capacitor voltages are equal to each other which clearly
show that the imbalance compensation loop acts correctly to
eliminate the imbalance in the capacitor voltages. However, when
the imbalance compensation loop is removed, there exists an
imbalance in the capacitor voltages as shown in Fig. 10b. In both
cases, the DC output voltage is stabilised successfully by the PI
regulator existing in the voltage-control loop.
Fig. 11 shows the dynamic responses of source current of phase A
and the time-varying reference amplitude [Im(t)] produced by the PI
regulator for a step change in load from (20 Ω, 80 mH) to no load
(load1 is disconnected from PCC). It is obvious from Fig. 11 that
the actual amplitude of the source current tracks its reference
amplitude before and after the load1 is disconnected from PCC. It
should be noted that, before the load is disconnected, Im(t) is
non-zero which means that the load should draw a non-zero
current from AC supply. After the load is disconnected from PCC,
Im(t) converges to zero meaning that the load does not draw a
current from the AC supply.

6

Conclusions

In this paper, a three-level HCC strategy employing an imbalance
compensation loop is proposed for three-phase four-switch APFs.
It is pointed out that regardless of the control strategy the
four-switch topology offers a reduced cost than what would be
achieved in the widely used six-switch topology. The four-switch
APF is controlled by using three-level HCC strategy. An important
consequence of using HCC strategy is that it enables access to the
zero level of the input voltage of the active ﬁlter so that a
switching device is only switched when the current error is
negative, while it remains off when the current error is positive.
The three-level HCC strategy not only maintains the advantages of
conventional two-level HCC such as higher accuracy, fast dynamic
response, robustness and simplicity in the implementation, but also
offers additional advantages such as reduced switching frequency
and switching losses. Furthermore, the additional feedback term,
which involves the difference in the capacitor voltages multiplied
by a suitable gain, is added into current control to eliminate the
imbalance in the capacitor voltages. Simulation and experimental
results are presented to demonstrate the steady-state and dynamic
performance of the proposed control strategy.

7
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